ABSTRACT Switched boost inverter (SBI) is a high gain converter that uses the concept of Z-source inverter but with a reduced number of passive elements. The analysis and operation of SBI are already reported for continuous and discontinuous input current but these converters operate in the restricted range of duty cycle and load variation. In a certain duty cycle situation, the converter shows inadvertent behavior and the inductor current tends to become equal to the AC load current. This phenomenon creates a ripple in dc link voltage which causes increased THD at the output AC voltage. Moreover, the DC link capacitor undergoes higher voltage stress. In this paper, the duration for which this peculiar phenomenon lasts is termed as nonzero discontinuous current mode (NZ-DCM) of operation. The analytical expression during NZ-DCM is derived and analyzed in terms of peak to peak ripple inductor current. To overcome NZ-DCM, the authors propose a modified SBI which consists of an extra active switch antiparallel across the diode. The simulation and experimental results pertaining to the adverse effect of NZ-DCM and its mitigation in the form of the conventional and modified SBI are presented in this paper.
I. INTRODUCTION
Distributed generation systems (DGs) are widely popular due to small size, easy installation and flexible control [1] . These DGs are mostly powered by PV array [2] , [3] that generates only DC power. Since most applications in industry and residential systems require AC supply for their operation, the demand for AC supply was traditionally fulfilled by incorporating voltage source or current source inverters within the PV system. Though current source inverter is inherently boost converter [4] , but has commutation problem. The traditional voltage source inverter (VSI) has the inherent capability to buck the input voltage. To overcome this limitation, cascading of the DC-DC boost converter and VSI is an alternative solution to step up the voltage as shown in Fig-1 . However, the following limitations exist in cascaded Boost+VSI.
The associate editor coordinating the review of this manuscript and approving it for publication was Yijie Wang. • Poor capacitor life time [10] These persistent problems in the converter reduce the reliability of the converter and increase the cost and size of the converter. Impedance source concept is a breakthrough to mitigate these problems.
Z-source inverter (ZSI) was introduced by F Z Peng [11] , which is immune to EMI problem and does not require dead time compensation [12] - [14] . These properties of ZSI facilitates inverter to be used in the hostile environmental condition. Later on, to remove the surge and common ground problems present in ZSI, quasi Z-source inverter (QZSI) was proposed to replace ZSI [6] . QZSI offers the advantage of constant input current but has a limited gain. Efforts have been made to increase the gain by replacing the single inductor element with switched inductors network [15] - [18] . By adding extra element to the converter like diode assisted network [19] , capacitor assisted network [20] , [21] and combination of these [22] , the gain of the converter is lifted. However, the number of the passive element is the main concern of these topologies. To address these requirements, coupled inductor concept is introduced [23] - [28] . Two winding [9] and three winding [29] coupled inductor is reported to increase the gain without adding the extra element to the network. This arrangement reduces the size of the inverter. However, leakage flux is the prime concern in coupled inductor networks which reduces the gain [30] . To minimize leakage flux, special cores are required which increases the cost of the inverter. In spite of this, leakage flux was still present [31] . In contrast to the coupled inductor approach, SBI topology is proposed which inherently uses the ZSI features with a reduced number of passive element [32] . The SBI consists of one capacitor, one inductor, two diodes and one active switch which makes it compact and more reliable [33] , [34] . However, the gain of SBI is lower than Z-source inverter. To increase the gain of SBI, embedded quasi SBI having continuous input current is proposed [35] - [37] . For single phase application, high voltage gain half bridge switched boost inverter topology is proposed [38] , [39] . Several other quasi SBI topologies are also proposed recently [40] - [43] . Nevertheless, all these topologies show inadvertent behavior under certain combination of load and duty cycle value. So, the main aim of the present paper is to study this kind of behavior in SBI which need to be avoided. To address this issue, conventional SBI is selected. However, similar analysis can be applied to other existing switched boost topologies.
The SBI is operated for high AC load current along with low duty cycle condition. This combination of load and duty cycle results in inductor current to saturate at load current, as shown in Fig-2 when the AC load current becomes equal to the inductor current. This effect creates two levels of voltage at VSI input that leads to distortion in AC voltage. Moreover, the voltage at the DC link is much higher while the peak AC output is lower than expected. To avoid the undesirable condition in SBI, modified SBI is proposed which operates under a wide range of varying load and duty cycle conditions. The main contributions of this paper are to investigate: • Possible operating modes of SBI which was not reported earlier
• Limitation of the converter • Impact of low duty cycle on converter performance • Solution to the existing problem for a wide range of duty variation. This paper is organized into seven sections. Section I deals with the literature survey and a brief overview of the proposed idea. Section II covers the operation and limitations of the conventional SBI followed by section III, which describes the proposed converter and its operation. Control of the converter and comparative analysis are explained in section IV and V, respectively. Simulation and experimental results are reported in section VI. Finally, the paper is concluded in section VII.
II. OPERATION OF THE SBI AND ITS LIMITATION A. OPERATION
The conventional SBI configuration as shown in Fig-3 consists only one capacitor and inductor. Unlike three states reported earlier [33] , SBI has four states of operation. These states are explained in the following subsections.
1) SHOOT THROUGH STATE
Shoot through state (ST) is brought into the circuit by applying the ST pulses to the switch S and one leg of the inverter (Fig-4) . During this period, inductor current has a positive slope as shown in Fig-2 . This causes the voltage across L (V L ) to become positive which makes D 2 reverse biased. Capacitor voltage (V c ) is higher than the input voltage (V in ), due to boosting nature of the converter, which reverse biases diode D 1 . Moreover, the inductor is charged through the V c instead of V in . Therefore, SBI requires lower duty cycle as compared to the conventional boost converter, to achieve the same gain. The ST period is equal to dT s .
2) ACTIVE STATE 1
In Active state 1 as shown in Fig-5 , the switch S is turned off by applying non shoot through (NST) pulses. During this 
3) ZERO STATE
Simultaneous turning on the upper half or lower half of inverter legs brings the converter into zero states, as shown in Fig-6 . The load is separated from the source and voltage across the load is maintained by AC filter capacitor C f . The source voltage is directly connected to the capacitor and load freewheels through the freewheeling diodes of the inverter. Duration corresponding to this state is governed by ST and active state.
4) ACTIVE STATE 2
This state comes soon after the active state 1. As soon as load current becomes equal to the inductor current, the converter enters into active state 2. In this mode, the inductor tries to saturate at the load current and becomes constant, instead of linearly decreasing. This state exhibits the zero voltage drop across the inductor (V L = 0) therefore voltage source is incapable to forward bias the diode
is open circuited, restricting the flow of current into the capacitor C. This causes capacitor (C) terminal to be open circuited which let the inductor to be switched between the load and source at switching frequency leading to noise in the circuit. Fig-7 shows this state, during which the diode D 2 and switch S is open circuited while diode D 1 conducts.
B. STEADY STATE ANALYSIS
For analyzing the limitation of the existing converter, its steady-state analysis is done. In this analysis, it is assumed that the inductor charges and discharges linearly. The relevant waveforms for its analysis are shown in Fig-8 . G s is pulse for the shoot through duration. 
C. INDUCTOR RIPPLE CURRENT CALCULATION:
From time 0 to T 1 , the inductor charges through the capacitor voltage and corresponding equation is written as
Similarly, from time T 1 to T 2 , the inductor discharges i.e.
where V c is the voltage across capacitor and I L is peak to peak ripple current. The peak to peak ripple current from both expressions must be equal and it can be written as
this results in gain expression
Therefore, DC link voltage of the converter is expressed as
For three phase inverter, peak AC voltage is given aŝ
where m is modulation index. The switching period of the converter is given as
Thus, peak to peak ripple current given as
where f s is switching frequency and given as T s = 1 f s . The current ripple in terms of duty cycle from Equ-(6) and Equ- (10) is written as
where 0 < d < 0.5 Equ- (11) suggests that I L is dependent on the switching frequency (f s ) , boosting inductor (L) and duty cycle (d). For fixed input voltage, lower ripple current is achieved by either higher L or f s or both. The inductor ripple current I L has a vital impact on the operation of the SBI, especially during low duty cycle operation.
D. DESIGN OF CAPACITOR
VSI requires constant input voltage for its proper operation. Therefore, variation in input voltage is directly coupled with the output which degrades the output quality in terms of THD. During active states of the inverter, the capacitor acts as a voltage source for the inverter. To produce a constant voltage across the capacitor, the voltage ripple should be minimum. The capacitor has to handle inductor current during shoot through period therefore maximum current through the capacitor is equal to I L . Hence, the capacitor is designed based on the inductor current and calculated as
In this paper, voltage ripple is considered as 1% of capacitor voltage. As per Equ-(12), for d=0. 25 and T s =0.1 ms, the capacitance is given as 87 µF. Due to availability issue, 100 µF capacitor is selected.
E. DESIGN OF INDUCTOR
For calculation of L, average inductor current is required. From Fig-8 , input current is given as
So, over a switching period, I in is written as
where I in and I L are average input and inductor current respectively. From Power balance theory
where V ac and I ac are rms quantities.
Substituting the value of I in from Equ- (14) in Equ-(16)
For V in = 70 V and duty cycle of 0.25, using Equ-(17), I L = 7 A for 367.5 W rating of the converter. The value of inductance is dependent on the ripple current and switching frequency. In high power application, it is recommended to have a low value of inductance to reduce the size of the core and low switching frequency to have lower switching losses. Therefore, there is a trade-off in selecting the value of L. In this paper, I L is considered as I L = 0.33I L . So, from Equ-(11), L is equal to 1.12 mH operating at 20 KHz which is not very high. However, when the duty cycle is changing, this value of inductor fails to keep ripple current constant. Hence, the effect of the change in I L needs to be addressed. This effect causes three modes of operation 1) CCM 2) NZ-DCM 3) DCM. The DCM occurs only when the inductance value is so low such that inductor current reaches to zero, before next shoot through period. The designed inductor L = 1.12 mH above is sufficient enough to avoid DCM. Remaining two modes are explained as follows:
1) CCM ANALYSIS
In case of higher duty cycle operation, the current drawn from the source is large in magnitude during charging of the inductor, correspondingly I L (as per Equ-(11)) will be large. The nature of the current during CCM is shown in Fig-9 . During this mode, the boosted voltage serves as a source for the inverter. Due to large inductor current at this duty cycle, the peak AC load current (I P ) never intersects the inductor current i L as shown in Fig-9 . Therefore,
If this relation holds in the converter, diode D 2 remains forward bias. That is capacitor C remains connected across the inverter maintaining a constant voltage across it. Thus the profile of inductor current is triangular in nature. 
2) NZ-DCM ANALYSIS
During low duty cycle operation, boosting of capacitor voltage V c (as per Equ-(6)) is low. To boost this voltage, the average inductor current falls according to Equ- (17) . So, from Equ-(11) I L also decreases. For constant AC load resistance, AC load current decreases correspondingly. At this point of operation, the fall in inductor current is higher than the decrease in AC load current. Hence peak AC load current (I P ) intersects inductor current (i L ). Due to this, during charging, i L increases linearly while during discharging, instead linearly decreasing, i L tries to saturate at I P as shown in Fig-10 . Mathematically, it follows
By re-arranging
As soon as Equ- (23) becomes valid, inductor current intersects the AC load current and tries to saturate at the level of load current. This produces zero voltage drop across the 
Applying averaging principle across inductor over a period results in
Simplifying the above equation, the average voltage across capacitor is
For analysis purpose, the voltage across capacitor in NZ-DCM is represented by V nzc instead of V c . Therefore, expression for voltage across capacitor is represented as
3) From Equ- (27) , it is concluded that capacitor undergoes high voltage stress at lower duty cycle i.e higher capacitor rating is required. 4) Higher THD across AC load terminal To overcome the above mentioned problem, it is required that average value of inductor current and inductor current ripple satisfy Equ- (20) . For this inductor and switching frequency are the two possible design parameters.
3) EFFECT OF CHANGE IN L OR F S ON NZ-DCM
To show the effect of L and f s on NZ-DCM, Equ- (23) is transformed.
Peak AC load current
So using Equ-(11), Equ- (17) and Equ-(28), Equ- (23) is written as
Substituting the value of V P from Equ- (7) ,
, and
, following expression is obtained
where K = 3m 2 and
With increase in L, the effect on K crit is shown in Fig-11 . As the K crit move downwards, the intersection of K and K crit shift towards left and hence NZ-DCM region also shifts left. This implies that for higher L, NZ-DCM occurs at a relatively lower duty cycle. But for large change in L, a very small shift in intersection point observed. Therefore, to eliminate NZ-DCM, a high value of inductance is required. The inductance corresponding to the boundary condition between CCM and NZ-DCM is known as Critical inductance (L c ) which is mathematically given as
At d = 0.3, m = 0.6, R perphase = 5 and f s = 10 kHz, the value of L c is equal to 2 mH . The simulation results pertaining to critical inductance are depicted in Fig-12 and Fig-13 . The AC voltage and DC voltage are same as for CCM as shown in Fig-12 . The inductor current is triangular in nature along with no dip in DC voltage. However, the diode current(D 2 ) touches zero value as shown in Fig-13 . This indicates that the converter is at the verge of CCM and NZ-DCM. Therefore, the low duty cycle problem can be avoided at the cost of a huge value of the inductor which is impractical from the viewpoint of weight and size. In addition, it increases the cost of the converter. On the other hand, higher switching frequency converters require high-speed power devices which in turn increases the cost of the converter. Due to these limitations, authors worked for an alternative method and propose a new modification to the conventional SBI.
III. PROPOSED CONVERTER AND ITS OPERATION
The proposed SBI configuration has one extra switch which is placed antiparallel across the diode D 2 . This allows the flow of current through itself, thereby capacitor does not observe any discontinuous operation. The proposed modified topology for SBI (PSBI) is shown in Fig-14 . The basic operation of the PSBI consists of various states as described in section-II. Shoot through state, Active state 1 and zero state are similar to the conventional SBI. But the fourth state in the PSBI is completely different from the conventional SBI and explained below.
A. MODIFIED ACTIVE STATE 2
This state is triggered only when the switch Sa is turned on by providing the non shoot through pulses. In conventional SBI, the diode D 2 and switch S are off during active state 2, inhibiting the flow of current into the capacitor, which was the reason for aberrant behavior. In PSBI, the flow of the current through the capacitor path is assisted by the switch S a . As soon as AC load current acquires the value equal to the inductor current (i L = I P ), V L becomes zero and capacitor voltage (V c ) acquires value higher than the input voltage (V in ). This reverses biases the diode D 2 and simultaneously forward biases the switch S a . By applying the NST pulses, the switch S a is turned on which assist the flow of current in the reverse direction. Capacitor supplies excessive stored energy back to the load through switch S a and it is connected across the inverter. Thus constant voltage appears across inverter. The mode corresponding to this state is referred as forced continuous current mode(FCCM). The operation is depicted in Fig-15 .
This modification results in the following advantages 1) Stiff DC link voltage 2) Capacitor voltage equal to the boosted voltage 3) Lower stress across the capacitor 4) Better performance of AC load in terms of THD
IV. PWM CONTROL PULSES OF PROPOSED CONVERTER
Control pulses of the proposed converter are derived from the simple boost control strategy [44] . The schematic of control logic for the generation of pulses is presented in Fig-16 . Moreover, the generated control pulses are shown in Fig-17 . Generation of pulses is done in two steps: First, PWM for VSI is generated by comparing three-phase sinusoidal pulses (V a , V b and V c ) with the triangular pulse (V tri ). The frequency of the triangular signal(f s ) must be very much higher than the sinusoidal signal (f ). The generated pulses have active and zero states. Secondly, for boost control, the generation of shoot through is done by comparing positive and negative dc quantities (±V s ), with the same triangular pulses as used for the three-phase PWM inverter pulse generation. These shoot through pulses are placed in zero states of the inverter. The gate control signals for the converter are obtained using the following logical expression as Moreover, the switch S is controlled directly by ST pulses, while switch S a is controlled by NST pulses.
Mathematically, the triangular waveform is written as
From Fig-17 , it is seen that
With the help of Equ-(33) and Equ-(34), following relations are deduced
Replacing the values of t 1 and t 2 in Equ-(33), the expression for duty cycle is
Therefore, for duty cycle variation, either V m or V s is varied depending on the requirement. Moreover, the control pulse generation is done such that the condition m + d ≤ 1 should be maintained strictly otherwise it leads to false operation of the inverter.
Duty cycle in terms of DC gain of the converter is
and AC gain is written as
So , the DC and AC gains of the converter are adjusted such that the converter satisfies 
V. COMPARATIVE ANALYSIS BETWEEN SBI AND PSBI A. INDUCTOR DESIGN
For SBI, the inductor design must be done such that inductor current profile remains triangular to avoid NZ-DCM. So, the higher value of inductances is required in SBI (L=1.12mH). Due to the presence of antiparallel switch across diode D 2 , this constraint is relaxed. As soon as inductor current tries to saturate, the antiparallel switch restores the CCM mode. So, a low value of inductance can be chosen in case of PSBI (L<1.12mH).
B. COMPARISON OF PASSIVE COMPONENTS AND VOLTAGE STRESS ANALYSIS
Comprehensive analysis for SBI and PSBI is presented in Table- 1. The same number of passive elements are used in both SBI and PSBI. In SBI, only one switch (IGBT) is present while PSBI has two switches (one IGBT and one MOSFET).
On the other hand, diode used in PSBI is one smaller than SBI if body diode of MOSFET serves as diode D 2 . As diode and MOSFET works complementary to each other, therefore, the losses in MOSFET of PSBI are almost similar to diode present in SBI. Moreover, PSBI perfectly works in both lower and higher duty cycle. Due to the aberrant operation of SBI in a lower duty cycle, the voltage stress in SBI is different than the PSBI. The voltage stress across the capacitor (C) in lower duty cycle (V nzc ) is higher than the normal stress (V c ). So, the maximum voltage stress across the switches are subjected is higher in case of SBI. In PSBI, as the converter operates satisfactorily the voltage across the capacitor always remain V c which reduces the overall stress across the elements. Voltage stress across different elements is presented in Table- 
VI. SIMULATION AND EXPERIMENTAL RESULTS
For verification of operating characteristics of the proposed converter, simulation is done on Matlab/Simulink platform and its validation is done experimentally. The parameters for the simulation and experimental validation are taken as per the Table-3 . Experimental set up is shown in Fig-18 . The components used in the experiment are enlisted in Table-4. To check the severity of the problem at lower duty cycle the extensive analysis for three different duty cycle having NZ-DCM operation is considered. Moreover, for validation of the proper functioning at an elevated duty cycle, the experimental analysis is done. The spikes observed in the experimental results are due to an antiparallel switch connected across the diode, stray inductance, and capacitances of the circuit. The experiments and simulation are conducted corresponding to three modes-CCM, NZ-DCM and FCCM. In particular, the origin of NZ-DCM and its mitigation using FCCM was the main objective. The experimental results for DC link voltage in case of NZ-DCM show the ringing behavior which is present due to the self-resonance of the inductor.
A. CONTINUOUS MODE ANALYSIS
For analyzing the performance of SBI in CCM, SBI is operated at a duty cycle of 0.4 and a modulation index of 0.6. At this operating point, the duty cycle is high i.e. it draws a large amount of the current from the source end during shoot through period, while it discharges for short duration as an active period is small. At R ac =16, the average inductor current I L =7.17 A, I L /2=3.21 A and I P =3.28 A. From Equ- (20) ,
2 ) = 3.96, which is true. This ensures the CCM operation of SBI. Fig-19 and Fig-20 also indicates that waveforms do not show any distortion in either of the waveforms. 
B. SBI VERSUS PSBI
To verify the PSBI, three different duty cycle is chosen and analyzed for SBI (NZ-DCM) and PSBI (FCCM) in following sub-sections.
1) DUTY CYCLE=0.25
The first case for the NZ-DCM analysis is considered at d = 0.25. For this, load resistance is reduced from R ac = 16 to R ac = 5 thereby current is increased to I P = 7. So, NZ-DCM is observed as shown in Fig-21 and Fig-22 . The DC link voltage consist a small dip, while inductor current becomes discontinuous(saturated) for small interval. At d = 0.25, the duty cycle(d 1 ) for NZ-DCM is equal to 0.18. This causes increase in voltage across capacitor as per Equ- (27) . The voltage across the capacitor becomes 125 V which is higher than the expected value by 20 V.
With the antiparallel switch across the diode D 2 /internal diode of MOSFET in PSBI, the FCCM removes dip in DC link voltage and inductor current becomes continuous. The AC load voltage is sinusoidal during this mode. These are visible in both simulation and experimental results as shown in Fig-23 and Fig-24 . The voltage across the capacitor is found to be 105 V and AC voltage is 35.4 V which is same as theoretical value.
2) DUTY CYCLE=0. 22 At d = 0.22 duty cycle, R ac is kept at 5, hence, I P is reduced to 6. higher dip and inductor current saturates for longer duration. Therefore, NZ-DCM duty cycle increased to d 1 = 0.44. As per Equ- (27) , the DC link voltage is 200 V which is 99 V higher than CCM. The AC voltage undergoes large distortion thereby THD is higher along with reduction in peak value by 3 V around as compared to expected value. This is due to un-clamping of capacitor C as shown in Fig-25 and Fig-26 .
By turning on the switch Sa in PSBI, the current flow path is provided, and no dip in dc link voltage is observed. Moreover, the inductor current is triangular in nature. The AC and DC voltages reach to its expected value 34 V and 101 V respectively. The nature of AC voltage is sinusoidal as shown in Fig-27 and Fig-28 . 2 ) = 4.5 which is true. The voltage dip in dc link voltage is more pronounced, and voltage stress across the capacitor reaches to 230 V which over-stresses the capacitor. Sometimes it may result in catastrophic failure due to over-voltage. Moreover, AC voltage and the inductor current undergoes distorted profile as shown in Fig-29 and Fig-30 . The THD in AC voltage is very high and the AC voltage is lower than the expected by 5 V.
The FCCM results are shown in Fig-31 and Fig-32 for PSBI. The inductor current profile is triangular in nature, AC voltage is sinusoidal. This confirms that the converter recovers its operation into CCM. Moreover, the voltage across the capacitor and AC load voltage restore to the theoretical value. 
C. THD AND OTHER FACTORS COMPARISON BETWEEN SBI AND PSBI
A comprehensive analysis of variable duty cycle is presented in Table-5 . Moreover, THD analysis for SBI (NZ-DCM) and PSBI (FCCM) is presented in Fig-33 . From the analysis, it is obvious that as the duty cycle decreases, the voltage across the capacitor and THD increase under NZ-DCM. Once NZ-DCM is replaced by FCCM, the capacitor voltage was equal to the expected value and also THD is constant corresponding to different low duty cycles. Therefore, the proposed modified converter has the potential to achieve high performance under duty cycle and load variation. For experimental efficiency analysis, PSBI is operated at five different output power as shown in Fig-34 . It is ensured that the converter is operating under FCCM with load variation for all the five different power outputs. The input voltage is fixed and the load is varied for different resistance values. The curve shows that the measured minimum efficiency is 88% while the maximum is 92%.
VII. CONCLUSION
This paper presented the behavior of SBI in lower and higher duty cycle. In the higher duty cycle, converter behavior is satisfactory while in a lower duty cycle its operation is aberrant. This aspect is proved by observing THD in AC voltage, the profile of the AC voltage and the voltage across the capacitor. The AC output voltage has higher THD during NZ-DCM say 12% at d = 0.22. Moreover, the capacitor voltage is higher and the AC voltage is lower than the expected. These changes get more intensified in even lower duty cycle. In the case of PSBI, the stress across the capacitor is reduced, AC voltage is restored to its original value and THD is lowered for to 1.2% at d = 0.22. The effectiveness of the converter is proved by experimental and simulation studies.
